VHDLBench: Benchmarking and Fine-Tuning Large Language Models for VHDL-Based Chip Design

arXiv:2610.28676 · cs.AR, cs.AI · Submitted 2026-10-19 · Read on arXiv

cs.AR, cs.AI

Submitted: 2026-10-19

Updated: 2026-10-19

Terminology

• Benchmarking — 1× in this paper · explained in 4 episodes
• Fine-Tuning — 1× in this paper · explained in 5 episodes

Related papers

• WitCert: Sound Runtime Risk Observability and Gating for KV-Cache Quantization
• Golden Ruler: A Numeric Format Catalog with Bit-Exact Conformance Vectors for FP8, BF16, MXFP4, and Microscaling Formats
• RFChipAgent: Multi-Agentic AI Flow for Analog/RF Chip Design
• PoisonCap: Efficient Hierarchical Temporal Safety for CHERI
• Provisioning to Runtime Optimization of a 100 MW-Scale AI Cluster
• Bit-Accurate Modeling of GPU Matrix Multiply-Accumulate Units: Demystifying Numerical Discrepancy and Accuracy