VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts

arXiv:2510.15914 · cs.AR, cs.AI, cs.PL · Submitted 2025-09-27 · Read on arXiv

cs.AR, cs.AI, cs.PL

Submitted: 2025-09-27

Updated: 2026-10-17

Terminology

• Embeddings — 2× in this paper · explained in 2 episodes
• Benchmark — 1× in this paper · explained in 2 episodes
• GNNs — 1× in this paper · explained in 2 episodes
• Graph Neural Networks (GNNs) — 1× in this paper · explained in 12 episodes
• Large Language Models (LLMs) — 1× in this paper · explained in 8 episodes

Related papers

• WitCert: Sound Runtime Risk Observability and Gating for KV-Cache Quantization
• Golden Ruler: A Numeric Format Catalog with Bit-Exact Conformance Vectors for FP8, BF16, MXFP4, and Microscaling Formats
• RFChipAgent: Multi-Agentic AI Flow for Analog/RF Chip Design
• PoisonCap: Efficient Hierarchical Temporal Safety for CHERI
• Provisioning to Runtime Optimization of a 100 MW-Scale AI Cluster
• Bit-Accurate Modeling of GPU Matrix Multiply-Accumulate Units: Demystifying Numerical Discrepancy and Accuracy