A Survey on LLM-Integrated Hardware Design Verification

arXiv:2610.10580 · cs.AR, cs.AI, cs.SE · Submitted 2026-10-06 · Read on arXiv

cs.AR, cs.AI, cs.SE

Submitted: 2026-10-06

Updated: 2026-10-06

Terminology

• Verification — 1× in this paper · explained in 2 episodes

Related papers

• WitCert: Sound Runtime Risk Observability and Gating for KV-Cache Quantization
• Golden Ruler: A Numeric Format Catalog with Bit-Exact Conformance Vectors for FP8, BF16, MXFP4, and Microscaling Formats
• RFChipAgent: Multi-Agentic AI Flow for Analog/RF Chip Design
• PoisonCap: Efficient Hierarchical Temporal Safety for CHERI
• Provisioning to Runtime Optimization of a 100 MW-Scale AI Cluster
• Bit-Accurate Modeling of GPU Matrix Multiply-Accumulate Units: Demystifying Numerical Discrepancy and Accuracy