NPLSD: Accelerating Line-Segment Detection on NPU Microcontrollers
cs.AR, cs.CV
Submitted: 2026-08-12
Updated: 2026-08-12
Terminology
Sources
- ELSED: Enhanced Line SEgment Drawing
- End-to-End Wireframe Parsing
- Holistically-Attracted Wireframe Parsing
- Holistically-Attracted Wireframe Parsing: From Supervised to Self-Supervised Learning
- Fully Convolutional Line Parsing
- DeepLSD: Line Segment Detection and Refinement with Deep Image Gradients
- Line Segment Detection Using Transformers without Edges
- Towards Light-weight and Real-time Line Segment Detection
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- D-FINE: Redefine Regression Task in DETRs as Fine-grained Distribution Refinement
- DETRs Beat YOLOs on Real-time Object Detection
- Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inference
- MiLSD: A Micro Line-Segment Detector for Resource-Constrained Devices
- TP-LSD: Tri-Points Based Line Segment Detector
Related papers
- WitCert: Sound Runtime Risk Observability and Gating for KV-Cache Quantization
- Golden Ruler: A Numeric Format Catalog with Bit-Exact Conformance Vectors for FP8, BF16, MXFP4, and Microscaling Formats
- PoisonCap: Efficient Hierarchical Temporal Safety for CHERI
- Provisioning to Runtime Optimization of a 100 MW-Scale AI Cluster
- Bit-Accurate Modeling of GPU Matrix Multiply-Accumulate Units: Demystifying Numerical Discrepancy and Accuracy
- Optimizing Polynomial Multiplication and Fixed-Weight Sampling for HQC on ARM Cortex-M4