Multi-Branch Transport in a Back-gated WS 2 Transistor at Deep-Cryogenic Temperature

arXiv:2609.39878 · cond-mat.mes-hall, physics.app-ph · Submitted 2026-09-30 · Read on arXiv

Listen

Radio episode about this paper

Transcript

Introduction to the show: ident: Quantum Radio. Generated commentary on the latest quantum physics and condensed matter papers.

Kai: Today's paper: "Multi-Branch Transport in a Back-gated WS 2 Transistor at Deep-Cryogenic Temperature".

Mira: A back-gated multilayer WS2 transistor was electrically characterized down to 20 mK, revealing reproducible multi-stage turn-on behavior described by a phenomenological multi-branch conduction model,

Kai: First, who's behind it and why it matters.

Paper summary: Kai: Looking at the title of "Multi-Branch Transport in a Back-gated WS two Transistor at Deep-Cryogenic Temperature," it really captures the essence of what they achieved: investigating complex transport in a specific material under very low temperatures.

Mira: That title really frames the work by highlighting both the multi-branch transport and the deep cryogenic regime, which sets the context for all their findings.

Lev: I think it suggests that this research isn't just about demonstrating a device works at twenty mK, but about understanding *why* it behaves in that way.

Kai: Right, so they aren't just reporting a measurement; they are proposing a physical mechanism—the multi-branch model is the key theoretical framework they developed to explain the observed behavior.

Mira: And their implication is that we have to start thinking about how many independent transport channels exist when designing devices based on 2D semiconductors like WS2, because you can't assume just one simple channel exists.

Lev: From a quantum error-correction standpoint, that means we need to account for the possibility that noise isn't just affecting one channel but several simultaneously, which directly impacts the required redundancy in our error correction schemes.

Kai: So when I think about this paper, I see it as providing concrete evidence of how material complexity translates directly into electrical behavior at the nanoscale.

Mira: And their conclusion points toward the need for better interfaces and contacts to control that complexity more effectively through spatial selectivity.

Lev: If we can improve those interfaces, it means we might actually move closer to building devices where we can exert more precise, spatially selective electrostatic control over the channel, which is a long-term goal for any scalable quantum technology.

Kai: So essentially, the paper shows that the behavior of these 2D materials isn't simple and requires a multi-faceted understanding to get it right.

Conclusion: Kai: So, we've seen that this back-gated WS2 transistor was successfully characterized down to twenty mK, showing a complex turn-on process described by multiple conduction branches because of the different effective transport paths in the material.

Mira: That multi-branch model is really interesting because it suggests we can't just use a single simple equation to describe how current flows through this system; there are genuinely several parallel ways electrons can move.

Lev: From what I see, having multiple branches means that the device's response isn't governed by one simple threshold voltage, which makes modeling the noise and switching dynamics on real quantum hardware a lot more complicated.

Kai: Exactly, and thinking about the authors of this paper, they’ve managed to build something physical that exhibits this level of complexity at extremely low temperatures, which is what we need to know for experimentalists.

Mira: The implication here is that when we look at 2D semiconductors like WS2 in cryogenic technologies, we have to account for these multiple effective threshold voltages instead of assuming a single one applies everywhere.

Lev: And if you're thinking about quantum error correction, this complexity means the noise environment might not be uniform across the channel, which could affect how robust our error-correction protocols need to be.

Kai: It really shows that we're moving toward devices where material properties dictate a much richer electrical landscape than what we see in simpler systems at higher temperatures.

Mira: I think this moves us closer to designing 2D devices that are more predictable, provided we can figure out how to engineer those non-uniform transport mechanisms.

Lev: So the challenge for real hardware is figuring out how to manage these different branches when you try to implement a logic gate or a qubit operation based on this transistor.

Kai: That's what I want to get at next; we need to talk about what these findings actually mean for building scalable quantum components.

Megan Powell, *Vilas Patil, Hazel Neill, Stephen O’Sullivan, Paul K. Hurley, Lida Ansari, Farzan Gity, *Alessandro Rossi

Department of Physics, SUPA, University of Strathclyde, Glasgow G4 0NG, United Kingdom · Tyndall National Institute, University College Cork · School of Chemistry, University College Cork · National Physical Laboratory

cond-mat.mes-hall, physics.app-ph

Submitted: 2026-09-30

Updated: 2026-09-30

Comments: 20 pages, 12 figures, includes appendix

License: http://creativecommons.org/licenses/by/4.0/

Importance score: 65/100

The gist: A back-gated multilayer WS2 transistor was electrically characterized down to 20 mK, revealing reproducible multi-stage turn-on behavior described by a phenomenological multi-branch conduction model,

Key concepts

Multi-Branch Conduction Model
This model describes the transistor's current as the sum of several parallel conduction branches. Each branch has its own threshold voltage and scaling factor, meaning the total current is a combination of several distinct transport mechanisms working simultaneously.
Gate Tunability and Hysteresis
The device maintains strong control over its on/off state even at extremely low temperatures. A key finding is that operating at cryogenic temperatures significantly reduces the hysteresis observed in the gate voltage transfer curves, suggesting improved threshold stability due to changes in charge dynamics.
Percolative Transport
At deep cryogenic temperatures, reduced thermal energy makes the device highly sensitive to local barriers and disorder. This environment promotes 'percolative transport,' where current flows through specific, localized pathways rather than a uniform conduction across the entire material.

Terminology

Summary

A back-gated multilayer WS2 transistor was electrically characterized down to 20 mK, revealing reproducible multi-stage turn-on behavior described by a phenomenological multi-branch conduction model, which suggests that transport is governed by multiple effective conduction branches. This investigation is significant because it demonstrates the device's strong gate tunability and low off-state leakage even at millikelvin temperatures, providing insights into the scalable use of 2D semiconductors in cryogenic technologies where multiple effective threshold voltages must be accounted for.

Device Fabrication and Characterization

The DUT is a backgated WS2 FET fabricated on a highly doped p++ Si substrate, utilizing an 85-nm-thick thermally grown SiO2 gate dielectric as the global back gate. The WS2 flakes were mechanically exfoliated using the Scotch-tape method and transferred onto the substrate, with source (S) and drain (D) contacts defined lithographically using Ni/Au metallization. The flake thickness was extracted to be approximately 90 nm via AFM height profile. Temperature-dependent electrical measurements were performed on a packaged device mounted on an Oxford Instruments Proteox dilution refrigerator, controlling the plate temperature from 20 mK to 25 K under vacuum. Gate bias (VGS) and drain-source bias (VDS) were applied using a Keysight B2910BL SMU and an external voltage source, respectively.

Cryogenic Performance Metrics

The device remains strongly gate-tunable throughout the cryogenic regime, with an effective on/off current ratio exceeding 10 5. A key finding is that low-temperature operation also reduces significantly gate-voltage hysteresis compared to room-temperature conditions, indicating improved threshold stability. The transfer curves exhibit reproducible multi-stage turn-on behaviour, which is analyzed using a phenomenological model comprising multiple effective conduction branches operating in parallel. This behavior differs from a single sharp transition, as the current develops a series of distinct shoulder-like features as the gate voltage is increased.

Multi-Branch Transport Modeling

The unusual turn-on behavior is described by a multi-branch Lambert-W model:

IDS = I0 + µVDSVT nbranch X m m=1 KmW0e VGS−Vth,m VT.

Each branch represents an effective conduction contribution with its own threshold voltage (Vth,m) and branch-strength scaling factor (Km). The fitting protocol determined the total number of effective transport branches (1 ≤ nbranch ≤ 3) based on optimization criteria such as the Akaike information criterion (AICc). The analysis showed that the branch number selected by the fitting procedure varies with both temperature and sweep direction, indicating that the number of resolved contributions depends on gate-bias history.

Physical Interpretation of Transport Features

The multi-stage turn-on is interpreted as conduction being established through several parallel transport contributions that become active over different gate voltage ranges. This may arise from "non-uniform transport within the multilayer WS2 channel, where variations in gate coupling, carrier density, disorder, trap occupation, and interlayer coupling cause different regions or layers to turn on at different gate voltages. At cryogenic temperatures, reduced thermal activation can further increase sensitivity to local barriers, disorder, and trapped charge, promoting percolative transport. The DFT calculations suggest that a perpendicular electric field can induce field-induced layer redistribution," making nominally equivalent WS2 layers electronically inequivalent and providing an atomistic mechanism for the observed spatially non-uniform turn-on.

Threshold Voltage Dynamics

The analysis of the first-branch threshold voltage (Vth,1) shows a temperature-dependent shift towards more negative gate bias on cooling. This shift is consistent with increased carrier activation and a corresponding increase in the mobile electron density, but also suggests additional contributions from unintentional doping, residual electrostatic charge, or trap-related charge within the WS2/SiO2 structure. The reduction in hysteresis at cryogenic temperatures is attributed to trap-mediated charge dynamics governed by a distribution of activation energies and capture/emission time constants, as many traps may become frozen or relax only slowly.

Conclusion and Future Directions

The measured response is influenced by contacts, electrostatic disorder, and charge trapping at the WS2/SiO2 interface. Further progress requires reducing these extrinsic contributions through improvements to the dielectric interface, lower-resistance contacts, and cleaner or encapsulated channels. Replacing the global back gate with locally defined top-gate structures is suggested to provide more spatially selective electrostatic control of the WS2 channel.

The gist: A back-gated multilayer WS2 transistor was electrically characterized down to 20 mK, revealing reproducible multi-stage turn-on behavior described by a phenomenological multi-branch conduction model, which suggests that transport is governed by multiple effective conduction branches.

Improvements for AI systems

Here are the specific improvements to AI systems that can be derived from this scientific paper, along with what those improved AI systems could achieve:

)

  1. Advanced Material Property Prediction & Simulation Engine (Based on Section III C and Appendix C):

  2. Cryogenic Transport Modeling Module (Based on Section II and III B):

  3. Non-Ideal Device Characterization & Error Correction System (Based on Section IV and Appendix A/B):

  4. Advanced Material Property Prediction & Simulation Engine (Based on Section III C and Appendix C):

2D material behavior is highly sensitive to temperature, strain, and electric fields, which directly affects charge trapping, band-edge localization, and carrier mobility. This system can be used to predict the electrical performance of novel 2D semiconductors (like WS2) under extreme conditions.

The improved AI system can:

  • Predict the precise shift in threshold voltage and current modulation based on simulated electric fields (perpendicular or back-gate) within multilayer structures, accounting for band-edge state redistribution as calculated by DFT (Appendix C).

  • Model the effective number of contributing layers and band-edge separation to predict whether a material will exhibit multi-branch transport at a given temperature and bias.

  • Correlate computational results from Density Functional Theory (DFT) with experimental signatures, allowing AI to rapidly screen candidate materials for cryogenic applications where thermal effects are dominant.

  1. Cryogenic Transport Modeling Module (Based on Section II and III B):

This module is designed to accurately model the complex multi-branch turn-on behavior observed in back-gated devices at millikelvin temperatures, which deviates significantly from simple single-channel models.

The improved AI system can:

  • Implement a robust, data-driven phenomenological model (like the Lambert-W model) that dynamically selects the optimal number of conduction branches based on input temperature and sweep direction (FWD/BWD history).

  • Predict hysteresis behavior by incorporating temperature-dependent charge trapping kinetics, allowing for accurate estimation of threshold voltage stability under cryogenic operation.

  • Analyze complex I-V characteristics from cryogenic measurements to deconvolve overlapping transport contributions, identifying the distinct effective threshold voltages per branch.

  1. Non-Ideal Device Characterization & Error Correction System (Based on Section IV and Appendix A/B):

This system is focused on extracting intrinsic device properties from noisy, non-ideal experimental data acquired in extreme environments.

The improved AI system can:

  • Perform automated fitting of transfer characteristics using advanced optimization protocols (like AICc model selection) to determine the most physically plausible multi-branch transport scheme.

  • Quantify and correct for extrinsic effects such as contact resistance, series resistance from wiring looms, and bias asymmetry (as seen in Fig 5), isolating the intrinsic WS2 channel response.

  • Develop a confidence score for device operation at cryogenic temperatures by assessing the deviation of measured hysteresis and threshold voltage shifts against theoretical predictions derived from charge trapping models. This allows researchers to quickly identify devices whose performance is limited by extrinsic factors (contacts/traps) versus those exhibiting intrinsic cryogenic advantages.

Abstract

Two-dimensional materials are promising candidates for electronic applications beyond the operating limits of conventional semiconductor technologies. Within this class, transition-metal dichalcogenides offer attractive properties for field-effect transistor operation, with tungsten disulphide (WS 2) emerging as a particularly promising material for operation at cryogenic temperatures. Here, we investigate the electrical performance of a back-gated multilayer WS 2 transistor at deep cryogenic temperature, down to 20 mK. The device remains strongly gate-tunable throughout the cryogenic regime, with an effective on/off current ratio exceeding 10 5. Most notably, the low-temperature turn-on characteristics exhibit reproducible shoulder-like features, which we describe using a phenomenological model comprising multiple effective conduction branches operating in parallel.

Related papers