Logic Gate Networks and Lookup Table Networks as Lightweight Hardware Classifiers for Inter-patient ECG Arrhythmia Classification
cs.LG, cs.AI
Submitted: 2026-09-26
Updated: 2026-09-26
Terminology
Sources
- LUTNet: Rethinking Inference in FPGA Soft Logic
- Differentiable Weightless Neural Networks
- WARP-LUTs -- Walsh-Assisted Relaxation for Probabilistic Look Up Tables
- Recurrent Deep Differentiable Logic Gate Networks
- Convolutional Differentiable Logic Gate Networks
- A Method for Optimizing Connections in Differentiable Logic Gate Networks
- Mind the Gap: Removing the Discretization Gap in Differentiable Logic Gate Networks
- XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks
- Shenjing: A low power reconfigurable neuromorphic accelerator with partial-sum and spike networks-on-chip
Related papers
- Polynomial-Augmented Neural Networks (PANNs) with Weak Orthogonality Constraints for Enhanced Function and PDE Approximation
- AIRL-S: Unifying Reinforcement Learning and Search-Based Test-Time Scaling via Adversarial Inverse Reinforcement Learning
- Transformers as Bayesian In-Context Experimenters: Smoothness-Adaptive Efficient ATE Estimation
- Convergence issues in Relational Concept Analysis based on AOC-posets
- Beliefs Beyond Posteriors: Local-Consistency Optimisation for Bayesian Neural Networks
- Understanding Diffusion Models via Ratio-Based Function Approximation with SignReLU Networks