SLED-IFV: Solver-Validated LLM-Guided Decomposition for Scalable Hardware Information-Flow Verification
cs.CR, cs.AR, cs.LO
Submitted: 2026-09-22
Updated: 2026-09-22
Comments: Accepted at the 32nd Asia and South Pacific Design Automation Conference (ASP-DAC 2027). 7 pages, 3 figures, and 5 tables
Code: https://github.com/lowRISC/ibex
License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
Terminology
Sources
- Guarded Equivalence Predicates for Scalable Formal Hardware Information-Flow Verification
- LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation
Related papers
- SoK: AI-Augmented Binary Reversing
- Relaxed Sender Anonymity for CBDC Interbank Settlement: A Zero-Knowledge Approach on Permissioned EVM
- Calibration-Family Overfit: Why Trusted Sabotage Monitors Don't Transfer Across Lineages
- Efficient Fuzzy PSI under One-Sided Assumptions
- Sealing the Audit-Runtime Gap for LLM Skills
- Token Composition: A Graph Based on EVM Logs