AI-Assisted Design of a Post-Quantum Cryptographic Accelerator: A Deployed-Silicon Case Study
cs.CR, cs.AR
Submitted: 2026-09-03
Updated: 2026-09-03
License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
Terminology
Sources
- AutoChip: Automating HDL Generation Using LLM Feedback
- VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool
- MEIC: Re-thinking RTL Debug Automation using LLMs
- KiD: A Hardware Design Framework Targeting Unified NTT Multiplication for CRYSTALS-Kyber and CRYSTALS-Dilithium on FPGA
- ChipNeMo: Domain-Adapted LLMs for Chip Design
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- SCAR: Power Side-Channel Analysis at RTL-Level
Related papers
- SoK: AI-Augmented Binary Reversing
- Relaxed Sender Anonymity for CBDC Interbank Settlement: A Zero-Knowledge Approach on Permissioned EVM
- Calibration-Family Overfit: Why Trusted Sabotage Monitors Don't Transfer Across Lineages
- Efficient Fuzzy PSI under One-Sided Assumptions
- Sealing the Audit-Runtime Gap for LLM Skills
- Token Composition: A Graph Based on EVM Logs